Department of Computer Science and Engineering - Bethlehem, Pennsylvania

VHDL model of processor; most instructions use 5 clock cycles to run, jumps use 3, floating point timing not fully accurate because fp instructions also take 5 cycles to run; description, download.