


Sequential Logic Implementation

- Models for representing sequential circuits
 - Abstraction of sequential elements
 - Finite state machines and their state diagrams
 - Inputs/outputs
 - Mealy, Moore, and synchronous Mealy machines
- Finite state machine design procedure
 - Verilog specification
 - Deriving state diagram
 - Deriving state transition table
 - Determining next state and output functions
 - Implementing combinational logic

CS 150 - Fall 2005 - Lec #7: Sequential Implementation - 1

Mealy vs. Moore Machines


- Moore: outputs depend on current state only
- Mealy: outputs depend on current state and inputs
- Ant brain is a Moore Machine
 - Output does not react immediately to input change
- We could have specified a Mealy FSM
 - Outputs have immediate reaction to inputs
 - As inputs change, so does next state, doesn't commit until clocking event



CS 150 - Fall 2005 - Lec #7: Sequential Implementation - 2

Specifying Outputs for a Moore Machine


- Output is only function of state
 - Specify in state bubble in state diagram
 - Example: sequence detector for 01 or 10



CS 150 - Fall 2005 - Lec #7: Sequential Implementation - 3

Specifying Outputs for a Mealy Machine


- Output is function of state and inputs
 - Specify output on transition arc between states
 - Example: sequence detector for 01 or 10



CS 150 - Fall 2005 - Lec #7: Sequential Implementation - 4

Comparison of Mealy and Moore Machines



- Mealy Machines tend to have less states
 - Different outputs on arcs (n^2) rather than states (n)
- Moore Machines are safer to use
 - Outputs change at clock edge (always one cycle later)
 - In Mealy machines, input change can cause output change as soon as logic is done - a big problem when two machines are interconnected - asynchronous feedback
- Mealy Machines react faster to inputs
 - React in same cycle - don't need to wait for clock
 - In Moore machines, more logic may be necessary to decode state into outputs - more gate delays after



CS 150 - Fall 2005 - Lec #7: Sequential Implementation - 5

Mealy and Moore Examples

- Recognize $A, B = 0, 1$
 - Mealy or Moore?




CS 150 - Fall 2005 - Lec #7: Sequential Implementation - 6

Mealy and Moore Examples (cont'd)

- Recognize $A, B = 1, 0$ then $0, 1$

- Mealy or Moore?



CS 150 - Fall 2005 - Lec #7: Sequential Implementation - 7


Registered Mealy Machine (Really Moore)

- Synchronous (or registered) Mealy Machine

- Registered state AND outputs
 - Avoids 'glitchy' outputs
 - Easy to implement in programmable logic

- Moore Machine with no output decoding

- Outputs computed on transition to next state rather than after entering
 - View outputs as expanded state vector



CS 150 - Fall 2005 - Lec #7: Sequential Implementation - 8


Verilog FSM - Reduce 1s Example

■ Change the first 1 to 0 in each string of 1's

■ Example Moore machine implementation

```
// State assignment
parameter zero = 0, one1 = 1, twols = 2;

module reduce (out, clk, reset, in);
  output out;
  input clk, reset, in;
  reg out;
  reg [1:0] state; // state register
  reg [1:0] next_state;
endmodule
```



CS 150 - Fall 2005 - Lec #7: Sequential Implementation - 9

Moore Verilog FSM (cont'd)


```
always @(in or state) ←
  case (state)

    zero: begin // last input was a zero
      out = 0;
      if (in) next_state = one1;
      else next_state = zero;
    end

    one1: begin // we've seen one 1
      out = 0;
      if (in) next_state = twols;
      else next_state = zero;
    end

    twols: begin // we've seen at least 2 ones
      out = 1;
      if (in) next_state = twols;
      else next_state = zero;
    end

    default: begin // in case we reach a bad state
      out = 0;
      next_state = zero;
    end
  endcase
```




include all signals
that are input to state
and output equations

CS 150 - Fall 2005 - Lec #7: Sequential Implementation - 10

Moore Verilog FSM (cont'd)

```
// Implement the state register
always @(posedge clk)
  if (reset) state <= zero;
  else      state <= next_state;
endmodule
```




CS 150 - Fall 2005 - Lec #7: Sequential Implementation - 11

Mealy Verilog FSM for Reduce-1s Example

```
module reduce (clk, reset, in, out);
  input clk, reset, in; output out;
  reg out; reg state; // state register
  reg next_state;
  parameter zero = 0, one = 1;

  always @(in or state)
    case (state)
      zero: begin // last input was a zero
        if (in) next_state = one;
        else next_state = zero;
        out = 0;
      end
      one: // we've seen one 1
        if (in) begin
          next_state = one;
          out = 1;
        end
        else begin
          next_state = zero;
          out = 0;
        end
    endcase

  always @(posedge clk)
    if (reset) state <= zero;
    else state <= next_state;
endmodule
```



CS 150 - Fall 2005 - Lec #7: Sequential Implementation - 12


Synchronous Mealy Verilog FSM for Reduce-1s Example

```
module reduce (clk, reset, in, out);
  input clk, reset, in; output out;
  reg out; reg state; // state register
  reg next_state; reg next_out;
  parameter zero = 0, one = 1;

  always @(in or state)
  case (state)
    zero: begin // last input was a zero
      if (in) next_state = one;
      else next_state = zero;
      next_out = 0;
    end
    one: // we've seen one 1
      if (in) begin
        next_state = one;
        next_out = 1;
      end
      else begin
        next_state = zero;
        next_out = 0;
      end
  endcase

  always @(posedge clk)
  if (reset) begin
    state <= zero; out <= 0;
  end
  else begin
    state <= next_state; out <= next_out;
  end
end

endmodule
```



CS 150 - Fall 2005 - Lec #7: Sequential Implementation - 13

Announcements

- Review Session, Today, 5-6 PM, 125 Cory Hall
- Examination, Wednesday, 1-2:30 PM, 125 Cory Hall
 - Five Quiz-like Questions -- Please Read Them Carefully! They are not intended to be tricky; they should contain all the information you need to answer the question correctly
 - No calculators or other gadgets are necessary! Don't bring them! No blue books! All work on the sheets handed out!
 - Do bring pencil and eraser please! If you like to unstaple the exam pages, then bring a stapler with you! Write your name and student ID on EVERY page in case they get separated -- it has happened!
 - Don't forget your two-sided 8.5" x 11" crib sheet!

CS 150 - Fall 2005 - Lec #7: Sequential Implementation - 14

Announcements


■ Examination, Wednesday, 1-2:30 PM, 125 Cory Hall

■ Topics covered through last Wednesday

- | Combinational logic: design and optimization (K-maps up to and including 6 variables)
- | Implementation: Simple gates (minimum wires and gates), PLA structures (minimum unique terms), Muxes, Decoders, ROMs, (Simplified) Xilinx CLB
- | Sequential logic: R-S latches, flip-flops, transparent vs. edge-triggered behavior, master/slave concept
- | Basic Finite State Machines: Representations (state diagrams, transition tables), Moore vs. Mealy Machines, Shifters, Registers, Counters
- | Structural and Behavioral Verilog for combinational and sequential logic
- | Labs 1, 2, 3
- | K&B: Chapters 1, 2 (2.1-2.5), 3 (3.1, 3.6), 4 (4.1, 4.2, 4.3), 6 (6.1, 6.2.1, 6.3), 7 (7.1, 7.2, 7.3)

Example: Vending Machine

- Release item after 15 cents are deposited
- Single coin slot for dimes, nickels
- No change



Example: Vending Machine (cont'd)

■ Suitable Abstract Representation

■ Tabulate typical input sequences:


- | 3 nickels
- | nickel, dime
- | dime, nickel
- | two dimes

■ Draw state diagram:

- | Inputs: N, D, reset
- | Output: open chute


■ Assumptions:

- | Assume N and D asserted for one cycle
- | Each state has a self loop for N = D = 0 (no coin)



Example: Vending Machine (cont'd)

■ Minimize number of states - reuse states whenever possible



present state	inputs		next state	output open
	D	N		
0¢	0	0	0¢	0
	0	1	5¢	0
	1	0	10¢	0
	1	1	-	-
5¢	0	0	5¢	0
	0	1	10¢	0
	1	0	15¢	0
	1	1	-	-
10¢	0	0	10¢	0
	0	1	15¢	0
	1	0	15¢	0
	1	1	-	-
15¢	-	-	15¢	1

symbolic state table

Example: Vending Machine (cont'd)

Uniquely Encode States

present state		inputs		next state		output
Q1	Q0	D	N	D1	D0	open
0	0	0	0	0	0	0
		0	1	0	1	0
		1	0	1	0	0
		1	1	-	-	-
0	1	0	0	0	1	0
		0	1	1	0	0
		1	0	1	1	0
		1	1	-	-	-
1	0	0	0	1	0	0
		0	1	1	1	0
		1	0	1	1	0
		1	1	-	-	-
1	1	-	-	1	1	1

CS 150 - Fall 2005 - Lec #7: Sequential Implementation - 19


Example: Vending Machine (cont'd)

Mapping to Logic

D1	Q1		N
D	Q0	Q1	
0	0	1	1
0	1	1	1
X	X	X	X
1	1	1	1

D0	Q1		N
D	Q0	Q1	
0	1	1	0
1	0	1	1
X	X	X	X
0	1	1	1

Open	Q1		N
D	Q0	Q1	
0	0	1	0
0	0	1	0
X	X	X	X
0	0	1	0



$$D1 = Q1 + D + Q0 N$$

$$D0 = Q0' N + Q0 N' + Q1 N + Q1 D$$

$$OPEN = Q1 Q0$$

CS 150 - Fall 2005 - Lec #7: Sequential Implementation - 20

Example: Vending Machine (cont'd)

One-hot Encoding

present state				inputs		next state output				
Q3	Q2	Q1	Q0	D	N	D3	D2	D1	D0	open
0	0	0	1	0	0	0	0	0	1	0
				0	1	0	0	1	0	0
				1	0	0	1	0	0	0
				1	1	-	-	-	-	-
0	0	1	0	0	0	0	0	1	0	0
				0	1	0	1	0	0	0
				1	0	1	0	0	0	0
				1	1	-	-	-	-	-
0	1	0	0	0	0	0	1	0	0	0
				0	1	1	0	0	0	0
				1	0	1	0	0	0	0
				1	1	-	-	-	-	-
1	0	0	0	-	-	1	0	0	0	1

$$D0 = Q0 D' N'$$

$$D1 = Q0 N + Q1 D' N'$$

$$D2 = Q0 D + Q1 N + Q2 D' N'$$

$$D3 = Q1 D + Q2 D + Q2 N + Q3$$

$$OPEN = Q3$$



Equivalent Mealy and Moore State Diagrams

Moore machine

outputs associated with state

Mealy machine

outputs associated with transitions



Moore Verilog FSM for Vending Machine


```

module vending (open, Clk, Reset, N, D);
  input Clk, Reset, N, D; output open;
  reg open; reg state; // state register
  reg next_state;
  parameter zero = 0, five = 1, ten = 2, fifteen = 3;

  always @(N or D or state)
    case (state)
      zero: begin
        if (D) next_state = five;
        else if (N) next_state = ten;
        else open = 0; next_state = zero;
      end
      ...
      fifteen: begin
        if (!Reset) next_state = fifteen;
        else next_state = zero;
        open = 1;
      end
    endcase

  always @(posedge clk)
    if (Reset || (!N && !D)) state <= zero;
    else state <= next_state;
endmodule

```



CS 150 - Fall 2005 - Lec #7: Sequential Implementation - 23

Mealy Verilog FSM for Vending Machine


```

module vending (open, Clk, Reset, N, D);
  input Clk, Reset, N, D; output open;
  reg open; reg state; // state register
  reg next_state; reg next_open;
  parameter zero = 0, five = 1, ten = 2, fifteen = 3;

  always @(N or D or state)
    case (state)
      zero: begin
        if (D) begin
          next_state = ten; next_open = 0;
        end
        else if (N) begin
          next_state = five; next_open = 0;
        end
        else begin
          next_state = zero; next_open = 0;
        end
      end
      ...
      fifteen: begin
        next_state = zero; next_open = 1;
      end
    endcase

  always @(posedge clk)
    if (Reset || (!N && !D)) begin state <= zero; open <= 0; end
    else begin state <= next_state; open <= next_open; end
endmodule

```



CS 150 - Fall 2005 - Lec #7: Sequential Implementation - 24


Example: Traffic Light Controller

- A busy highway is intersected by a little used farmroad
- Detectors C sense the presence of cars waiting on the farmroad
 - with no car on farmroad, light remain green in highway direction
 - if vehicle on farmroad, highway lights go from *Green* to *Yellow* to *Red*, allowing the farmroad lights to become green
 - these stay green only as long as a farmroad car is detected but never longer than a set interval
 - when these are met, farm lights transition from *Green* to *Yellow* to *Red*, allowing highway to return to green
 - even if farmroad vehicles are waiting, highway gets at least a set interval as green
- Assume you have an interval timer that generates:
 - a short time pulse (TS) and
 - a long time pulse (TL),
 - in response to a set (ST) signal.
 - TS is to be used for timing yellow lights and TL for green lights

CS 150 - Fall 2005 - Lec #7: Sequential Implementation - 25

Example: Traffic Light Controller (cont'd)

- Highway/farm road intersection



CS 150 - Fall 2005 - Lec #7: Sequential Implementation - 26

Example: Traffic Light Controller (cont'd)

■ Tabulation of Inputs and Outputs

inputs	description	outputs	description
reset	place FSM in initial state	HG, HY, HR	assert green/yellow/red highway lights
C	detect vehicle on the farm road	FG, FY, FR	assert green/yellow/red highway lights
TS	short time interval expired	ST	start timing a short or long interval
TL	long time interval expired		

■ Tabulation of unique states - some light configurations imply others


state	description
S0	highway green (farm road red)
S1	highway yellow (farm road red)
S2	farm road green (highway red)
S3	farm road yellow (highway red)

CS 150 - Fall 2005 - Lec #7: Sequential Implementation - 27

Example: Traffic Light Controller (cont'd)

■ State Diagram

S0: HG
S1: HY
S2: FG
S3: FY



CS 150 - Fall 2005 - Lec #7: Sequential Implementation - 28

Example: Traffic Light Controller (cont'd)

■ Generate state table with symbolic states

■ Consider state assignments

output encoding – similar problem to state assignment
(Green = 00, Yellow = 01, Red = 10)

Inputs			Present State	Next State	Outputs		
C	TL	TS			ST	H	F
0	-	-	HG	HG	0	Green	Red
-	0	-	HG	HG	0	Green	Red
1	1	-	HG	HY	1	Green	Red
-	-	0	HY	HY	0	Yellow	Red
-	-	1	HY	FG	1	Yellow	Red
1	0	-	FG	FG	0	Red	Green
0	-	-	FG	FY	1	Red	Green
-	1	-	FG	FY	1	Red	Green
-	-	0	FY	FY	0	Red	Yellow
-	-	1	FY	HG	1	Red	Yellow

SA1: HG = 00 HY = 01 FG = 11 FY = 10
 SA2: HG = 00 HY = 10 FG = 01 FY = 11
 SA3: HG = 0001 HY = 0010 FG = 0100 FY = 1000 (one-hot)

CS 150 - Fall 2005 - Lec #7: Sequential Implementation - 29


Traffic Light Controller Verilog

```

module traffic (ST, Clk, Reset, C, TL, TS);
input Clk, Reset, C, TL, TS; output ST;
reg ST; reg state;
reg next_state; reg next_ST;
parameter S0 = 0, S1 = 1, S2 = 2, S3 = 3;

always @(C or TL or TS or state)
case (state)
S0: if (!(TL && C)) begin
next_state = S0; next_ST = 0;
else if (TL || C) begin
next_state = S1; next_ST = 1;
end
...
endcase

always @(posedge Clk)
if (Reset) begin state <= S0; ST <= 0; end
else begin state <= next_state; ST <= next_ST; end
endmodule
    
```



CS 150 - Fall 2005 - Lec #7: Sequential Implementation - 30

Logic for Different State Assignments

SA1

$$\begin{aligned} NS1 &= C \cdot TL' \cdot PS1 \cdot PS0 + TS \cdot PS1' \cdot PS0 + TS \cdot PS1 \cdot PS0' + C' \cdot PS1 \cdot PS0 + TL \cdot PS1 \cdot PS0 \\ NS0 &= C \cdot TL \cdot PS1' \cdot PS0' + C \cdot TL' \cdot PS1 \cdot PS0 + PS1' \cdot PS0 \end{aligned}$$

$$\begin{aligned} ST &= C \cdot TL \cdot PS1' \cdot PS0' + TS \cdot PS1' \cdot PS0 + TS \cdot PS1 \cdot PS0' + C' \cdot PS1 \cdot PS0 + TL \cdot PS1 \cdot PS0 \\ H1 &= PS1 & H0 &= PS1' \cdot PS0 \\ F1 &= PS1' & F0 &= PS1 \cdot PS0' \end{aligned}$$

SA2

$$\begin{aligned} NS1 &= C \cdot TL \cdot PS1' + TS' \cdot PS1 + C' \cdot PS1' \cdot PS0 \\ NS0 &= TS \cdot PS1 \cdot PS0' + PS1' \cdot PS0 + TS' \cdot PS1 \cdot PS0 \end{aligned}$$

$$\begin{aligned} ST &= C \cdot TL \cdot PS1' + C' \cdot PS1' \cdot PS0 + TS \cdot PS1 \\ H1 &= PS0 & H0 &= PS1 \cdot PS0' \\ F1 &= PS0' & F0 &= PS1 \cdot PS0 \end{aligned}$$


SA3

$$\begin{aligned} NS3 &= C' \cdot PS2 + TL \cdot PS2 + TS' \cdot PS3 & NS2 &= TS \cdot PS1 + C \cdot TL' \cdot PS2 \\ NS1 &= C \cdot TL \cdot PS0 + TS' \cdot PS1 & NS0 &= C' \cdot PS0 + TL' \cdot PS0 + TS \cdot PS3 \end{aligned}$$

$$\begin{aligned} ST &= C \cdot TL \cdot PS0 + TS \cdot PS1 + C' \cdot PS2 + TL \cdot PS2 + TS \cdot PS3 \\ H1 &= PS3 + PS2 & H0 &= PS1 \\ F1 &= PS1 + PS0 & F0 &= PS3 \end{aligned}$$


Vending Machine Example Revisted (PLD mapping)

$$\begin{aligned} D0 &= \text{reset}'(Q0'N + Q0N' + Q1N + Q1D) \\ D1 &= \text{reset}'(Q1 + D + Q0N) \\ \text{OPEN} &= Q1Q0 \end{aligned}$$



Vending Machine (cont'd)


- OPEN = Q1Q0 creates a combinational delay after Q1 and Q0 change
- This can be corrected by retiming, i.e., move flip-flops and logic through each other to improve delay
- OPEN = $\text{reset}'(Q1 + D + Q0N)(Q0'N + Q0N' + Q1N + Q1D)$
 $= \text{reset}'(Q1Q0N' + Q1N + Q1D + Q0'ND + Q0N'D)$
- Implementation now looks like a synchronous Mealy machine
 - Common for programmable devices to have FF at end of logic



CS 150 - Fall 2005 - Lec #7: Sequential Implementation - 33

Vending Machine (Retimed PLD Mapping)

$$\text{OPEN} = \text{reset}'(Q1Q0N' + Q1N + Q1D + Q0'ND + Q0N'D)$$



CS 150 - Fall 2005 - Lec #7: Sequential Implementation - 34

Sequential Logic Implementation Summary

- Models for representing sequential circuits
 - Abstraction of sequential elements
 - Finite state machines and their state diagrams
 - Inputs/outputs
 - Mealy, Moore, and synchronous Mealy machines
- Finite state machine design procedure
 - Verilog specification
 - Deriving state diagram
 - Deriving state transition table
 - Determining next state and output functions
 - Implementing combinational logic